

# 32-channel High Voltage Power Supply EHQ 20 025p

## Operators Manual

### Contents

- 1. General information
- 2. Technical data
- 3. Handling
- 4. Communication via interface
  - 4.1 Device Protocol DCP
  - 4.2 Overview about used CAN data frames
  - 4.3 Detailed CAN data frames description
  - 4.4 CAN-Bus implementation

### Appendix A: Side view

### Attention!

- The device must not be operated with the cover removed.
- We decline all responsibility for damages and injuries caused by an improper use of the module. It is highly recommended to read the manual before any kind of operation.

### Note

The information in this manual is subject to change without notice. We take no responsibility for any error in the document. We reserve the right to make changes in the product design without reservation and without notification to the users.

Filename EHQ20025p\_V204eng.\_\_\_\_; version 2.04 as of 2000-10-16

---




## 1. General information

The EHQ 20 025 is a 32-channel high voltage power supply in 6U Eurocard format. Each single channel is independently controllable. The EHQ 20 025 is made ready for mounting into a crate. The powered system crate ECH 228 (19" rack) carries up to 8 modules. It is also possible to supply the modules separately with the necessary power. The unit is software controlled via CAN-Interface directly through a PC or similar controller.

## 2. Technical data

EHQ 20 025p	
Output current $I_O$ per channel at $V_O$	max. 50 $\mu$ A 0 to + 2500 V
Ripple and noise	$f = 10 \text{ Hz to } 100 \text{ MHz: } < 10 \text{ mV (at max. load)}$ under two conditions: - at $V_O > 400 \text{ V}$ and - the different voltage between the channels must be less than 1000 $V_O$ , e.g. $V_{O \text{ CH}31} = 2500 \text{ V} \Rightarrow V_{O \text{ CH}n} \geq 1500 \text{ V; (n= 0 to 30)}$
Current limit $I_{\text{max}}$	Potentiometer ( $I_{\text{max}}$ is the same for 16 channels)
Interface	CAN-Interface
Voltage setting	via software, resolution 50 mV
Voltage measurement	via software, resolution 50 mV
Current measurement	via software, resolution 2 nA
Accuracy of voltage measurement	$\pm (0,01\% * V_O + 0,02\% * V_{O \text{ max}} + 1 \text{ digit})$ for one year
Accuracy of current measurement	$\pm (0,1\% * I_O + 0,4\% * I_{O \text{ max}} + 1 \text{ digit})$ for one year
Temperature coefficient	$< 5 * 10^{-5}/\text{K}$
Stability	$< 5 * 10^{-5}$ (no load/load and $\Delta V_{\text{IN}}$ )
Rate of change of output voltage via softw.	1 V/s to 125 V/s      resolution 0,5 V/s 125 V/s to 250 V/s      resolution 5 V/s
Channel control via software	Status 8 bit: voltage and current limit, KILL- enable, channel emergency cut-off, ramp, channel on/off, input error, current trip
16 Channels error control via software	voltage limit      ("16 Channels OK" is signalled if current limit      these limits do not exceed on each.)
Error signal	Green LED at "16 Channels OK"
Protection loop ( $I_s$ ) (2 pin Lemo-socket)	$5 \text{ mA} < I_s < 20 \text{ mA} \Rightarrow$ module on $I_s < 0,5 \text{ mA} \Rightarrow$ module off
Power requirements $V_{\text{IN}}$	+ 24 V (<1 A) and + 5 V (< 1,3 A)
Packing	32-channels in 6U Euro cassette (40,64 mm wide and 220 mm deep)
Connector	96-pin connector according to DIN 41612
HV connector	51-pin Redel Multipin-Connector



### 3. Handling

The supply voltages and the CAN interface is connected to the module via a 96-pin connector on the rear side of the module.

The maximum output current for the channels 0 to 15 and 16 to 32 are defined through the position of the corresponding potentiometer  $I_{max}$ .

It is possible to measure the hardware current limit, which has been set with reference to the maximum possible current at the socket below. 100 %  $I_{max}$  corresponds to 2,5 V. The output current will be limited to the setting value after it exceeds the threshold and the corresponding green LED on the front panel is 'OFF'.

At the bottom on the right side of the front panel is the socket for the safety loop. If the safety loop is active then output voltage is only present if a current is flowing in a range of 5 to 20 mA of any polarity ( i.e. safety loop closed). If the safety loop is opened during operation then the output voltages are shut off without ramp and the corresponding bit in the 'Status module' will be cancelled. After the loop will be closed again the channels must be switched 'ON' and a new set voltage must be given before it is able to offer an output voltage. The pins of the loop are potential free, the internal voltage drop is ca. 3 V. Coming from the factory the safety loop is not active (the corresponding bit is always set). Removing of an internal jumper makes the loop active. (s. App. A).

Pin assignment 96-pin connector according to DIN 41612:

PIN		PIN		PIN		Data
a1		b1		c1		+5V
a3		b3		c3		+24V
a5		b5		c5		GND
a11		b11		c11		<div> <div>@CAN_GND</div> <div>@CANL</div> <div>@CANH</div> </div> } potential free
a13						RESET
a30	A4	b30	A5	c30	GND	} Address field } module address ( A0 ... A5)
a31	A2	b31	A3	c31	GND	
a32	A0	b32	A1	c32	GND	

With the address field a30/b30 ..... a32/b32 the module address will be coded.

(see item 4.4, description 11bit-Identifier).

Connected to GND  $\Rightarrow A(n) = 0$  ; contact open  $\Rightarrow A(n) = 1$

## 4. Communication via interface

### 4.1 Device Control Protocol DCP

The communication between the controller and the module works according to the Device Control Protocol DCP, which has been designed for the use of multi-level-hierarchy systems for instruments.

This protocol works according to the master slave principle. Therefore, the controllers who are on higher hierarchy always are masters while devices, which are in lower hierarchy, work as slaves.

In the event of the control of the HV device through a controller the controller will have the master function in this system, while the module (as a Front-end device with intelligence) will be the slave.

The data exchange between the controller and the Front-end (FE) device works with help of data frames. These data frames are assembled of one direction bit DATA\_DIR, one identifier bit DATA\_ID and further data bytes. The direction bit DATA\_DIR defines whether the data frame is a write or read-write access. The DATA\_ID carries the information of the type of the data frame and occasionally sub addresses (G0, G1). It is characterised through the first byte of the data frame with bit 7=1. The function of the module as part of a complex system will be defined through the DATA\_ID .

In such systems with many hierarchical levels a single function of a single module can be addressed by using group controllers (GC). Then, for each GC on the way to the module the data frame is crated through nesting of the address fields of the GC-addresses followed by the DATA\_ID (not necessary in case of control a single module).

EXT_INSTR	DATA_DIR	DATA_ID								Access
		Bit								
		7	6	5	4	3	2	1	0	
	x	0	x	x	x	x	x	x	x	No DATA_ID
0/1	0	1	0	x	x	x	x	x	x	Write access on Front-end device
0/1	1	1	0	x	x	x	x	x	x	Read-write access on Front-end device (Request at Write)
0/1	0	1	1	x	x	x	x	G1	G0	Write access on group
0/1	1	1	1	x	x	x	x	G1	G0	Read-write access on group (Request at Write)
										G0, G1 sub address Only needed if group controller (GC) is used

These data frames correspond to a transfer into layer 3 (Network Layer) respectively layer 4 (Transport Layer) of the OSI model of ISO. The transmission medium is CAN Bus according to specification 2.0A, related to level1 (Physical Layer) and level 2 (Data Link Layer).

The Device Control Protocol DCP has been matched to the CAN Bus according to specification CAN 2.0A, but it is also possible to be matched to further transmission media (e.g. RS232). Therefore specials of layer 1 and 2 are only mentioned if absolutely necessary and if misunderstandings of functions between the Transport Layer and functions of the Data Link Layer may be possible. The communication between the controller and a module on the same bus segment will be described as follows.

## 4.2 Summary of CAN data frames

The 32-channel Module EHQ 20 xxx is added at two 16-channel modules, which are controlled independently of each other.

Following list describes the accesses of the DCP made for one 16-channel module.

EXT_INSTR	DATA_DIR	DATA_ID								Access	read/write/active	DATA - Bytes
		Bit										
ID1	ID0	7	6	5	4	3	2	1	0			
	x	0	x	x	x	x	x	x	x	No DATA_ID		
x	x	1	0	C1	C0	N3	N2	N1	N0	Single access CHANNEL:		
1	1/0	1	0	0	0	N3	N2	N1	N0	Current trip	r/w	3
0	1	1	0	0	0	N3	N2	N1	N0	Actual voltage	r	3
0	1	1	0	0	1	N3	N2	N1	N0	Actual current	r	3
0	1/0	1	0	1	0	N3	N2	N1	N0	Set voltage	r/w	3
0	1	1	0	1	1	N3	N2	N1	N0	Status channel	r	3
x	x	1	1	C3	C2	C1	C0	G1	G0	Group access module		
1	1	1	1	0	0	0	0	0	0	Voltage supplies and module temperature	r	8
0	1/0	1	1	0	0	0	0	0	0	General status module	r/w a	2
0	1	1	1	0	0	0	1	0	0	Status1 Voltage limit was exceeded at single channel	r	3
0	1	1	1	0	0	1	0	0	0	Status2 Hardware current limit was exceeded at single channel	r	3
0	1/0	1	1	0	0	1	1	0	0	Channel ON / OFF	r/w	3
0	1/0	1	1	0	1	0	0	0	0	Ramp speed	r/w	3
0	0	1	1	0	1	0	1	0	0	Emergency cut-out	w	3
0	1	1	1	0	1	1	0	0	0	Log-on Front-end device in superior layer	a	2
0	0	1	1	0	1	1	0	0	0	Log-off superior layer at Front-end device	w	2
0	1/0	1	1	0	1	1	1	0	0	Bit rate	r/w	3
0	1/0	1	1	1	0	0	0	0	0	Serial number, software release and CAN message configuration	r/w	6/2
0	0	1	1	1	0	0	1	0	0	Set voltage for all channels	w	3
0	1	1	1	1	0	1	0	0	0	Read hardware current limit	r	3
0	1/0	1	1	1	0	1	1	0	0	KILL-enable	r/w	3
0	1/0	1	1	1	1	0	0	0	0	ADC filter setting	r/w	3
0	1	1	1	1	1	0	1	0	0	Module nominal values	r	5
0	1	1	1	1	1	1	0	0	0	Status3 Software current trip was exceeded at single channel	r	3
C <sub>i</sub> : Accesses												
N <sub>i</sub> 0 to 15: Channel 0 to 15												
G <sub>i</sub> 0 to 3: Group 0 to 3 Only needed if group controller (GC) used												

### 4.3 Detailed CAN data frames description

#### Log-on and Log-off Front-end (FE) device (active/write access)

##### Log-on frame 16-channel module (DLC = 2)

Byte		DATA_ID								DATA_0							
Bit		7	6	5	4	3	2	1	0	7		5	4	3	2	1	0
Designation	DATA_DIR							G1	G0								
Data	1	1	1	0	1	1	0	0	0			u	v	w	x	y	z
Description	active	G1 to G0: Group 0 to 3 Only needed if group controller (GC) is used								Values of bit z to u: see <b>Group access: General status module</b>							

After POWER ON the module will give this group access cyclically on the bus (ca. 2...10 sec).

Bit 0 to 5 in DATA\_0 describes the general status of the module (see **Group access: General status module**). If a controller identifies this access then it is able to register this module as a Front-end device and is able to address it with FE\_ADR.

The 16-channel module with the hardware channels 0 to 15 will send an even FE\_ADR and the 16-channel module with the hardware channels 16 to 31 an uneven FE\_ADR.

(Module address, see also item 4.4, description 11bit-Identifier)

##### Remote-frame Log-on controller (DLC = 2)

Byte			DATA_ID								DATA_0	
Bit			7	6	5	4	3	2	1	0		0
Designation		DATA_DIR							G1	G0		
Data		0	1	1	0	1	1	0	0	0		1
Description		write	G1 to G0: Group 0 to 3 Only needed if group controller (GC) is used								Module is log-on	

The module will not send further 'Log-on controller' accesses after the successful registration as long as it receives accesses from the external CAN Bus in periods shorter than one minute respectively until the controller will send a 'Log-off controller' access to the Front-end device.

##### Remote-frame Log-off controller (DLC = 2)

Byte			DATA_ID								DATA_0	
Bit			7	6	5	4	3	2	1	0		0
Designation		DATA_DIR							G1	G0		
Data		0	1	1	0	1	1	0	0	0		0
Description		write	G1 to G0: Group 0 to 3 Only needed if group controller (GC) is used								Module is log-off	

## Single access CHANNEL: Current trip (Read-write/Write access), extended access list

### Read-write

Byte Bit	Identifier		DATA_ID							
	ID1	ID0	7	6	5	4	3	2	1	0
Designation	EXT_INSTR	DATA_DIR					N3	N2	N1	N0
Data	1	1	1	0	0	0	x	x	x	x
Description		read	Channel N <sub>x</sub> off 0 ... 15							

Controller (DLC = 1):

Read actual software current trip  
at the corresponding channel

↓ Response module (DLC = 3)

Byte Bit	Identifier		DATA_ID								DATA_1			DATA_0		
	ID1	ID0	7	6	5	4	3	2	1	0	7	...	0	7	...	0
Designation	EXT_INSTR	DATA_DIR					N3	N2	N1	N0						LSB
Data	1	0	1	0	0	0	x	x	x	x	x					
Description		write	Channel N <sub>x</sub> off 0 ... 15								Actual current trip with resolution $I_{O\ max} / 25000$ [A] in DATA_1 and DATA_0					

Write (Controller [DLC = 3]: Write software current trip at corresponding channel)

Byte Bit	Identifier		DATA_ID								DATA_1			DATA_0		
	ID1	ID0	7	6	5	4	3	2	1	0	7	...	0	7	...	0
Designation	EXT_INSTR	DATA_DIR					N3	N2	N1	N0						LSB
Data	1	0	1	0	0	0	x	x	x	x	x					
Description		write	Channel N <sub>x</sub> off 0 ... 15								Actual current trip with resolution $I_{O\ max} / 25000$ [A] in DATA_1 and DATA_0					

If the channel is in 'ON' and the measured output current will exceed the programmed current trip, then the voltage will be shut off without ramp (Bit o = 0 in 'Status channel').

At the same time bit t in 'Status channel' and bit z in 'General status module' will be set. These bits will be resets if 'Status3 Software current trip' will be read.

With help of the 'Group access' 'Switch **ON** /OFF' the concerning channels are switched ON again.

Function will be switched off with write 'Current trip = 0'.



### Single access CHANNEL: Actual voltage (Read-write access)

Byte		DATA_ID							
Bit		7	6	5	4	3	2	1	0
Designation	DATA_DIR					N3	N2	N1	N0
Data	1	1	0	0	0	x	x	x	x
Description	read	Channel N <sub>x</sub> of 0 ... 15							

Controller (DLC = 1):

Read actual voltage at the corresponding channel

⇓ Response module (DLC = 3)

Byte		DATA_ID								DATA_1				DATA_0			
Bit		7	6	5	4	3	2	1	0	7	...	0	7	...	0		
Designation	DATA_DIR					N3	N2	N1	N0								LSB
Data	0	1	0	0	0	x	x	x	x	x							
Description	write	Channel N <sub>x</sub> of 0 ... 15								Actual voltage with resolution $V_{O\max} / 50000$ [V] in DATA_1 and DATA_0							

### Single access CHANNEL: Actual current (Read-write access)

Byte		DATA_ID							
Bit		7	6	5	4	3	2	1	0
Designation	DATA_DIR					N3	N2	N1	N0
Data	1	1	0	0	1	x	x	x	x
Description	read	Channel N <sub>x</sub> of 0 ... 15							

Controller (DLC = 1):

Read actual current at the corresponding channel

⇓ Response module (DLC = 3)

Byte		DATA_ID								DATA_1				DATA_0			
Bit		7	6	5	4	3	2	1	0	7	..	0	7	..	0		
Designation	DATA_DIR					N3	N2	N1	N0								LSB
Data	0	1	0	0	1	x	x	x	x	x							
Description	write	Channel N <sub>x</sub> of 0 ... 15								Actual current with resolution $I_{O\max} / 25000$ [A] in DATA_1 and DATA_0							

## Single access CHANNEL: Set voltage (Read-write/Write access)

### Read-write

Byte		DATA_ID							
Bit		7	6	5	4	3	2	1	0
Designation	DATA_DIR					N3	N2	N1	N0
Data	1	1	0	1	0	x	x	x	x
Description	read	Channel N <sub>x</sub> of 0 ... 15							

Controller (DLC = 1):

Read set voltage at the corresponding channel

↓ Response module (DLC = 3)

Byte		DATA_ID								DATA_1			DATA_0			
Bit		7	6	5	4	3	2	1	0	7	...	0	7	...	0	
Designation	DATA_DIR					N3	N2	N1	N0						LSB	
Data	0	1	0	1	0	x	x	x	x		x					
Description	write	Channel N <sub>x</sub> of 0 ... 15								Set voltage with resolution V <sub>O max</sub> / 50000 [V] in DATA_1 and DATA_0						

### Write (Controller [DLC = 3]: Write set voltage at corresponding channel)

Byte		DATA_ID								DATA_1				DATA_0					
Bit		7	6	5	4	3	2	1	0	7	...			0	7	...			0
Designation	DATA_DIR					N3	N2	N1	N0										LSB
Data	0	1	0	1	0	x	x	x	x	x									
Description	write	Channel N <sub>x</sub> of 0 ... 15								Set voltage with resolution V <sub>O max</sub> / 50000 [V] in DATA_1 and DATA_0									

If the channel is switched 'ON' then the voltage will be ramped to the set value after the receipt of this access. Otherwise the set value will just be stored and only used for ramping to the set voltage after the channel will be switched 'ON'.

Set voltages higher than the maximum module voltage will be ignored and the bit 'Input error' of the 'Status channel' will be set.

### Single access CHANNEL: Status channel (Read-write access)

Byte		DATA_ID							
Bit		7	6	5	4	3	2	1	0
Designation	DATA_DIR					N3	N2	N1	N0
Data	1	1	0	1	1	x	x	x	x
Description	read	Channel N <sub>x</sub> of 0 ... 15							

Controller (DLC = 1):

Read channel status at the corresponding channel

↓ Response module (DLC = 3)

Byte		DATA_ID								DATA_1								DATA_0	
Bit		7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7 ... 1	0
Designation	DATA_DIR					N3	N2	N1	N0	v	c	k	n	r	o	i	f		t
Data	0	1	0	1	1	x	x	x	x	x	x	x	x	x	x	x	0		x
Description	write	Channel N <sub>x</sub> of 0 ... 15								<div>Input-error</div> <div>i=0, no input-error</div> <div>i=1, set voltage, f<sub>N</sub> or ramp out off set range</div> <div>o=0 ⇒ Channel OFF</div> <div>o=1 ⇒ Channel ON</div> <div>Voltage state</div> <div>r=0 ⇒ Voltage is stable</div> <div>r=1 ⇒ Voltage ramps</div> <div>Channel Emergency cut-off</div> <div>n=0 ⇒ Channel works</div> <div>n=1 ⇒ Cut-off (only to first write in DAC)</div> <div>KILL-enable</div> <div>k=0 ⇒ KILL function disable:</div> <div>V<sub>O</sub> shut off if current limit was exceeded and then V<sub>O</sub> is ramping from 0V to V<sub>SET</sub></div> <div>k=1 ⇒ KILL function enable:</div> <div>V<sub>O</sub> shut off permanently if current limit was exceeded</div> <div>Current limit</div> <div>c=0 ⇒ Channel is ok</div> <div>c=1 ⇒ V<sub>O</sub> shut of 0 V because hardware current limit was exceeded</div> <div>Voltage limit</div> <div>v=0 ⇒ Channel is ok</div> <div>v=1 ⇒ V<sub>O</sub> shut of permanently because voltage limit was exceeded</div>								<div>Current trip</div> <div>t=1 ⇒ V<sub>O</sub> shut of 0 V because software current trip was exceeded</div>	

**Group access: Voltage supplies and module temperature (Read-write), extended access list**

Read-write

Byte Bit	Identifier		DATA_ID							
	ID1	ID0	7	6	5	4	3	2	1	0
Designation	EXT_INSTR	DATA_DIR								
Data	1	1	1	1	0	0	0	0	0	0
Description		read								

Controller (DLC = 1):

Read voltage supplies and the module temperature

↓ Response module (DLC = 8)

Byte	Identifier		DATA_ID								DATA_n								
Bit	ID1	ID0	7	6	5	4	3	2	1	0	6	5	4	3	2	1	0		
Designation	EXT_INSTR	DATA_DIR									U1	U2	U3	U4	U5	t2	t1		
Data	1	0	1	1	0	0	0	0	0	0	x	x	x	x	x	x	x		
Description		write									+24V	+15V	+5V	-15V	-5V	Temperature			
											U1 to U5: Voltage resolution 100 mV								
											t2 & t1: Module temperature resolution 0,1 °C								

Out of range (see **Group access: General status module**) will be generated at tolerance of voltage supplies are greater then  $\pm 5\%$ .

## Group access: General status module (Read-write/Write/Active access)

### Read-write

Byte		DATA_ID							
Bit		7	6	5	4	3	2	1	0
Designation	DATA_DIR								
Data	1	1	1	0	0	0	0	0	0
Description	read								

Controller (DLC = 1):

Read status at the corresponding module

↓ Response module (DLC = 2)

Byte		DATA_ID								DATA_0							
Bit		7	6	5	4	3	2	1	0	7		5	4	3	2	1	0
Designation	DATA_DIR																
Data	0	1	1	0	0	0	0	0	0			u	v	w	x	y	z
Description	write									z=1 'Status channel' bit c & v & t = 0 for all channels: no current limit/trips and no voltage limit were exceeded in the module z=0 current limit/trips or voltage limit were exceeded at least one channel y=1 no channel is ramping y=0 V <sub>O</sub> is ramping at least one channel x=1 safety loop is closed x=0 V <sub>O</sub> was shut off with safety loop, if safety loop is closed again the bit would set at first read w=1 V <sub>O</sub> is ramping at least one channel with ADC filter frequency f <sub>N</sub> = 100 Hz w=0 all channels are stable with programmable ADC filter frequency f <sub>N</sub> (ADC conversion time = 1 / f <sub>N</sub> , see 'ADC filter frequency setting', ex works f <sub>N</sub> = 50 Hz) v=1 fine adjustment ON v=0 fine adjustment OFF u=1 voltage supplies in range u=0 voltage supplies out of range							

Write (Controller [DLC = 2]: Write fine adjustment ON / OFF)

Byte		DATA_ID								DATA_0						
Bit		7	6	5	4	3	2	1	0	7	...	4	...			0
Designation	DATA_DIR															
Data	0	1	1	0	0	0	0	0	0	masked		v		masked		
Description	write									<p>v=1 fine adjustment ON v=0 fine adjustment OFF</p>						

If the fine adjustment 'ON' then the ADC filter will working with the programmable f<sub>N</sub> after ramping to the set voltage.

If the fine adjustment 'OFF' then the ADC filter works with f<sub>N</sub>=100 Hz.

f<sub>N</sub> ... filter first notch frequency

Active (Module [DLC = 2]: Module sends total error **active** with high priority, reaction time < 150 ms)

Byte Bit	Identifier		DATA_ID								DATA_0							
			7	6	5	4	3	2	1	0	7		5	4	3	2	1	0
Designation	ID9	DATA_DIR																
Data	0	1	1	1	0	0	0	0	0	0			<b>u</b>	v	w	<b>x</b>	y	<b>z</b>
Description		active									If u & x & z = 0, then the module send once active this error frame with ID9 = 0							

The module was configured as a CAN-node with an Active-CAN message function (see **Group access: Serial number, software release and CAN message configuration**). In this case the module will send this group access as an active error message with higher priority (ID9 = 0) than normal messages are sent, if one of the sumstatus- and safety loop-bits in the group access "General status module" has not been set.

**Group access: Status1 Voltage limit** (Read-write access)

Byte		DATA_ID							
Bit		7	6	5	4	3	2	1	0
Designation	DATA_DIR								
Data	1	1	1	0	0	0	1	0	0
Description	read								

Controller:

Check exceeding voltage limit per channel

↓ Response module (DLC = 3)

Byte		DATA_ID								DATA_1								DATA_0										
Bit		7	6	5	4	3	2	1	0	7	...						0	7	...						0			
Designation	DATA_DIR																											
Data	0	1	1	0	0	0	1	0	0	x15	...						x8	x7	...						x0			
Description	write									x0 ⇒ Status for Channel 0 : x15 ⇒ Status for Channel 15								x <sub>n</sub> = 0 ⇒ Channel ok x <sub>n</sub> = 1 ⇒ Voltage limit was exceeded										

If an external over voltage occurs at the channel output (i.e. Output voltage > Set voltage) then the channel will be switched off and the according bit will be set. Only after the read of 'Status 1 voltage limit' this bit will be cancelled.

**Group access: Status2 Hardware current limit** (Read-write access)

Byte		DATA_ID							
Bit		7	6	5	4	3	2	1	0
Designation	DATA_DIR								
Data	1	1	1	0	0	1	0	0	0
Description	read								

Controller (DLC = 1):

Check exceeding hardware current limit per channel

⇓ Response module (DLC = 3)

Byte		DATA_ID								DATA_1								DATA_0									
Bit		7	6	5	4	3	2	1	0	7	...						0	7	...						0		
Designation	DATA_DIR																										
Data	0	1	1	0	0	1	0	0	0	x15	...						x8	x7	...						x0		
Description	write									x0 ⇒ Status for Channel 0 : x15 ⇒ Status for Channel 15								x <sub>n</sub> = 0 ⇒ Channel ok  x <sub>n</sub> = 1 ⇒ Hardware current limit has been exceeded.									

The module responds to the exceeding of the hardware current limit which has been set in the channel in dependence to the according KILL-enable bit (see also Group access 'KILL-enable') as follows:

KILL-enable = 1: Voltage will be switched off permanently without ramp, green LED on front panel is off.  
KILL-enable = 0: Voltage will be switched off without ramp, green LED on front panel is off. If the output voltage arrives at 0 V ramping to set voltage will be started automatically again.  
The green LED only flash on again after read the Group access 'Status2 Hardware current limit'.

## Group access: Channel ON / OFF (Read-write /Write access)

### Read-write

Byte		DATA_ID							
Bit		7	6	5	4	3	2	1	0
Designation	DATA_DIR								
Data	1	1	1	0	0	1	1	0	0
Description	read								

Controller (DLC = 1):  
Check Channels ON or OFF

⇓ Response module (DLC = 3)

Byte		DATA_ID								DATA_1								DATA_0							
Bit		7	6	5	4	3	2	1	0	7	...	...	...	...	...	...	...	7	...	...	...	...	...	...	...
Designation	DATA_DIR																								
Data	0	1	1	0	0	1	1	0	0	x15	...	...	...	...	...	...	x8	x7	...	...	...	...	...	...	x0
Description	write									x0 ⇒ Bit for Channel 0      x <sub>n</sub> = 1 ⇒ Channel ON : x15 ⇒ Bit for Channel 15      x <sub>n</sub> = 0 ⇒ Channel OFF															

### Write (Controller [DLC = 3]: Channels shut ON or OFF define)

Byte		DATA_ID								DATA_1								DATA_0							
Bit		7	6	5	4	3	2	1	0	7	...	...	...	...	...	...	...	7	...	...	...	...	...	...	...
Designation	DATA_DIR																								
Data	0	1	1	0	0	1	1	0	0	x15	...	...	...	...	...	...	x8	x7	...	...	...	...	...	...	x0
Description	write									x0 ⇒ Bit for Channel 0      x <sub>n</sub> = 1 ⇒ Channel ON : x15 ⇒ Bit for Channel 15      x <sub>n</sub> = 0 ⇒ Channel OFF															

## Group access: Emergency cut-off (Write access)

Controller (DLC = 3): Channels 'Emergency cut-off'

Byte		DATA_ID								DATA_1								DATA_0							
Bit		7	6	5	4	3	2	1	0	7	...	...	...	...	...	...	...	7	...	...	...	...	...	...	...
Designation	DATA_DIR																								
Data	0	1	1	0	1	0	1	0	0	x15	...	...	...	...	...	...	x8	x7	...	...	...	...	...	...	x0
Description	write									x15 ... x0: for x <sub>n</sub> = 1: Channel 15 ... Channel 0 Channels cut-off without ramp															



## Group access: Ramp speed (Read-write /Write access)

### Read-write

Byte		DATA_ID							
Bit		7	6	5	4	3	2	1	0
Designation	DATA_DIR								
Data	1	1	1	0	1	0	0	0	0
Description	read								

Controller (DLC = 1):

Read actual ramp speed of module

↓ Response module (DLC = 3)

Byte		DATA_ID								DATA_1								DATA_0							
Bit		7	6	5	4	3	2	1	0	7	...	...	...	...	...	...	...	7	...	...	...	...	...	...	...
Designation	DATA_DIR																								
Data	0	1	1	0	1	0	0	0	0	...	...	...	...	...	...	...	...	x8	x7	...	...	...	...	...	x0
Description	write									x8 ... x0: Ramp speed of module with resolution $V_{O\max} / 50000s$															

### Write (Controller [DLC = 3]: Write ramp speed module)

Byte		DATA_ID								DATA_1								DATA_0							
Bit		7	6	5	4	3	2	1	0	7	...	...	...	...	...	...	...	7	...	...	...	...	...	...	...
Designation	DATA_DIR																								
Data	0	1	1	0	1	0	0	0	0	...	...	...	...	...	...	...	...	x8	x7	...	...	...	...	...	x0
Description	write									x8 ... x0: Ramp speed of module with resolution $V_{O\max} / 50000s$ Ramp speed range: $V_{O\max} / 2500s \leq \text{Ramp speed} \leq V_{O\max} / 10s$ ) <sup>1</sup> Ramp speed higher than the maximum module specific ramp speed will be ignored and the Bit 'Input error' in the 'Status channel' will be set.															

<sup>1</sup> : sub values are rounded down to the next lower value, according to the resolution.

## Group access: Set voltage for all channels (Write access)

Controller (DLC = 3): Set voltage for all channels

Byte		DATA_ID								DATA_1								DATA_0							
Bit		7	6	5	4	3	2	1	0	7	...	...	...	...	...	...	...	7	...	...	...	...	...	...	...
Designation	DATA_DIR																								LSB
Data	0	1	1	1	0	0	1	0	0	...	...	...	...	...	...	...	...	...	...	...	...	...	...	...	...
Description	write									Set voltage for all channels with resolution $V_{O\max} / 50000$ [V] in DATA_1 and DATA_0															

If anyone channel is 'ON' then the voltage of which will be ramped on set voltage after the receipt of this write access.

If anyone channel is 'OFF' then the set voltage of which will be stored in the module and after the channel will be switched 'ON' ramping will be started up to the set voltage.

Set voltages higher than the maximum specific module voltage will be ignored and the Bit 'Input Error' in 'Status channel' will be set.

## Group access: Bit rate (Read-write/Write access)

### Read-write

Byte		DATA_ID							
Bit		7	6	5	4	3	2	1	0
Designation	DATA_DIR								
Data	1	1	1	0	1	1	1	0	0
Description	read								

Controller (DLC = 1):

Read actual bit rate

↓ Response module (DLC = 3)

Byte		DATA_ID								DATA_1								DATA_0									
Bit		7	6	5	4	3	2	1	0	7	...						0	7	...						0		
Designation	DATA_DIR																										
Data	0	1	1	0	1	1	1	0	0	...						x8	x7	...						x0			
Description	write									x8 ... x0: actual bit rate [kbit/s]																	

### Write (Controller [DLC = 3]: Write a new bit rate)

Byte		DATA_ID								DATA_1								DATA_0													
Bit		7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0						
Designation	DATA_DIR																								LSB						
Data	0	1	1	0	1	1	1	0	0								x8	x7	x6	x5	x4	x3	x2	x1	x0						
Description	write									<p>x8 ... x0: - 7 Bit rates are possible:</p> <ol style="list-style-type: none"><li>1) 20 kbit/s</li><li>2) 50 kbit/s</li><li>3) 100 kbit/s</li><li>4) 125 kbit/s</li><li>5) 250 kbit/s</li><li>6) (500 kbit/s on request)</li><li>7) (1000 kbit/s on request)</li></ol> <p>- the new bit rate takes effect after RESET respectively POWER OFF/ON</p> <p>and</p> <p>- it has to be sure that the bit rate of all modules in the system must be the same before a RESET or POWER/ON is made.</p> <p>- bit rate is prefixed from factory signed on a sticker of the 96 pin connector.</p> <p>- invalid bit rates will be ignored from the module and the bit 'Input error' of the 'Status channel 0' will be set.</p>																					

**Group access: Serial number, software release and CAN message configuration**  
(Read-write/ Write access)

Read-write

Byte		DATA_ID							
Bit		7	6	5	4	3	2	1	0
Designation	DATA_DIR								
Data	1	1	1	1	0	0	0	0	0
Description	read								

Controller (DLC = 1):

Read serial number and software release module

↓ Response module (DLC = 6)

Byte		DATA_ID								DATA_4		DATA_3		DATA_2		DATA_1		DATA_0	
Bit		7	6	5	4	3	2	1	0	BCD	BCD	BCD	BCD	BCD	BCD	BCD	BCD	BCD	BCD
Designation	DATA_DIR																		
Data	0	1	1	1	0	0	0	0	0	z6	z5	z4	z3	z2	z1	p1	y3	y2	y1
Description	write									6 BCD Serial number							3 BCD Software release		

Write (Controller [DLC = 2]: Write a new CAN message configuration)

Byte		DATA_ID								DATA_0			
Bit		7	6	5	4	3	2	1	0	BCD		BCD	
Designation	DATA_DIR												
Data	0	1	1	1	0	0	0	0	0	0		x	
Description	write									x = 2: with iseg Standard-CAN message ID9 is always dominant x = 4: with iseg Active-CAN message ID9 is recessive			

## Group access: ADC filter frequency setting (Read-write/Write access)

(Programmable ADC conversion time =  $1 / f_N$ ,  $f_N$  ... filter first notch frequency)

Read-write

Byte		DATA_ID							
Bit		7	6	5	4	3	2	1	0
Designation	DATA_DIR								
Data	1	1	1	1	1	0	0	0	0
Description	read								

Controller (DLC = 1):

Read actual ADC filter frequency  $f_N$

- If all channels are stable this ADC filter frequency  $f_N$  is effective

- If  $V_O$  is ramping at least one channel then the ADC filter frequency is  $f_N = 100$  Hz

⇓ Response module (DLC = 3)

Byte		DATA_ID								DATA_1								DATA_0							
Bit		7	6	5	4	3	2	1	0	7	...						0	7	...						0
Designation	DATA_DIR																								
Data	0	1	1	1	1	0	0	0	0	x15							x8	x7	...						x0
Description	write									ADC filter frequency $f_N = 19200 / (x15 \dots x0)$ [Hz]															

Write (Controller [DLC = 3]: Write new ADC filter frequency  $f_N$ )

Byte		DATA_ID								DATA_1								DATA_0							
Bit		7	6	5	4	3	2	1	0	7	...	...	...	...	...	...	0	7	6	5	4	3	2	1	0
Designation	DATA_DIR																								LSB
Data	0	1	1	1	1	0	0	0	0	x15							x8	x7							x0
Description	write									<p>(x15 ... x0) = <math>19200 / \text{ADC filter frequency } f_N</math> [Hz]  with <math>5 \text{ Hz} \leq f_N \leq 100 \text{ Hz}</math> (invalid <math>f_N</math> will be ignored and the bit 'Input-error' in 'Status channel' is set).</p> <p>- if all channels arrive at <math>V_{\text{set}}</math> the first time, further measurements are made with this filter frequency. I.e.: <math>V_{\text{set}}</math> will be compared to <math>V_{\text{actual}}</math> averaging according to <math>f_N</math></p> <p>- factory setting: <math>f_N = 50 \text{ Hz}</math></p>															

### Group access: Read hardware current limit (Read-write access)

Byte		DATA_ID							
Bit		7	6	5	4	3	2	1	0
Designation	DATA_DIR								
Data	1	1	1	1	0	1	0	0	0
Description	read								

Controller (DLC = 1):

Read hardware current limit setting with potentiometer

↓ Response module (DLC = 3)

Byte		DATA_ID								DATA_1				DATA_0			
Bit		7	6	5	4	3	2	1	0	7		0	7	..	0		
Designation	DATA_DIR														LSB		
Data	0	1	1	1	0	1	0	0	0	x							
Description	write									Hardware current limit with resolution $I_{O\ max} / 25000$ [A] in DATA_1 and DATA_0							

### Group access: KILL-enable (Read-write /Write access)

#### Read-write

Byte		DATA_ID							
Bit		7	6	5	4	3	2	1	0
Designation	DATA_DIR								
Data	1	1	1	1	0	1	1	0	0
Description	read								

Controller (DLC = 1):

Read setting KILL function

KILL - enable:  $V_O$  shut off permanently if hardware current limit was exceeded

KILL - disable:  $V_O$  shut off if current limit was exceeded and then  $V_O$  is ramping from 0 V to  $V_{SET}$  again

↓ Response module (DLC = 3)

Byte		DATA_ID								DATA_1								DATA_0								
Bit		7	6	5	4	3	2	1	0	7	...						0	7	...						0	
Designation	DATA_DIR																									
Data	0	1	1	1	0	1	1	0	0	x15	...						x8	x7	...						x0	
Description	write									x0 ⇒ Bit for Channel 0    x <sub>n</sub> = 1 ⇒ KILL - enable : x15 ⇒ Bit for Channel 15    x <sub>n</sub> = 0 ⇒ KILL - disable																

#### Write (Controller [DLC = 3]: Set KILL function)

Byte		DATA_ID								DATA_1								DATA_0								
Bit		7	6	5	4	3	2	1	0	7	...						0	7	...						0	
Designation	DATA_DIR																									
Data	0	1	1	1	0	1	1	0	0	x15							x8	x7							x0	
Description	write									x0 ⇒ Bit for Channel 0    x <sub>n</sub> = 1 ⇒ KILL - enable 																

### Group access: Module nominal values (Read-write access)

Byte		DATA_ID							
Bit		7	6	5	4	3	2	1	0
Designation	DATA_DIR								
Data	1	1	1	1	1	0	1	0	0
Description	read								

Controller (DLC = 1):

Read Voltage and Current nominal values of the module

↓ Response module (DLC = 5)

Byte		DATA_ID								DATA_3			DATA_2			DATA_1			DATA_0		
Bit		7	6	5	4	3	2	1	0	7	...	0	7	...	0	7	...	0	7	...	0
Designation	DATA_DIR																				
Data	0	1	1	1	1	0	1	0	0	x	...	x	x	...	x	x	...	x	x	...	x
Description	write									Mantissa $V_{max}$			Exponent $V_{max}$			Mantissa $I_{max}$			Exponent $I_{max}$		

### Group access: Status3 Current limit (Read-write access)

Byte		DATA_ID							
Bit		7	6	5	4	3	2	1	0
Designation	DATA_DIR								
Data	1	1	1	1	1	1	0	0	0
Description	read								

Controller (DLC = 1):

Check if the output current the software current trip per channel exceeds

↓ Response module (DLC = 3)

Byte		DATA_ID								DATA_1								DATA_0							
Bit		7	6	5	4	3	2	1	0	7	...						0	7	...						0
Designation	DATA_DIR																								
Data	0	1	1	1	1	1	0	0	0	x15	...						x8	x7	...						x0
Description	write									<div><div><div><div><div><div>x0 ⇒ Status for Channel 0</div><div>⋮</div><div>x15 ⇒ Status for Channel 15</div></div></div><div><div><div>x<sub>n</sub> = 0 ⇒ Channel ok</div><div>x<sub>n</sub> = 1 ⇒ Output current was exceeding the programmable current trip.</div></div></div></div></div></div>															

If the measured output current exceeds the programmed current trip then the corresponding bits will be set. The output voltage is not present and the channel is 'OFF' (Bit 0 = 0 in 'Status channel'). A programmed current limit with value zero has no effect to the current flow.

The setting bits in DATA\_1 and DATA\_0, the bit t in 'Status channel' and the bit z in 'General status module' will be resets after this access.

With help of the 'Group access' 'Switch **ON** /OFF' the concerning channels are switched 'ON' again.

#### 4.4 Implementation in the CAN-Bus

The data frame structure is matched to the message frame of the standard-format according to CAN specification 2.0A, whereas looking from the point of view of the CAN protocol a pure data transmission will be done, which is not applying to the protocol.

The data frame of the DCP will be transferred as data-word with n bytes length in the data field of the CAN frames according to the specific demands of the respective access. Therefore this results into a Data Length Code (DLC) of the CAN-protocol of n.

It is possible to transfer 8 data bytes that apply to the DLC field with falling values.

The RTR Bit is always set to zero.

The information for the direction of the data transfer (DATA\_DIR) is written in the lowest bit ID0 of the 11 Bit CAN-Identifier.

The controller therefore will start a read-write access for data with DATA\_DIR = 1 and will send with DATA\_DIR = 0.

The Front-end device responds to the data request with sending the corresponding data with DATA\_DIR = 0.

Only if the Front-end device is not registered at the controller respectively if it does not receive valid data during a longer time period (ca. 1 min), then it will actively send the registration frame with DATA\_DIR = 1 (see also item 4.3)

Therefore it follows that all even CAN-ports (Identifier) are interpreted as 'Write ports' all odd CAN ports as 'Read ports'.

The addressing of the Front-end device is also made with the 11 bit identifier of the CAN protocol.

In order to keep the CAN segment open also for other protocols, the addressing room was limited to 64 nodes.

ID10 is dominant.

ID9 - is always dominant for module's witches have not an Active-CAN message function.

- is recessive for module's witch have an Active-CAN message function when receive or send write- or read- write-accesses and is dominant when the module active send a error message.


If the module was configured as a CAN-node with an Active-CAN message function and the sumstatus-, safety loop- and voltage supplies-bit in the group access "General status module" are setting then the module send this group access us an active error message with higher priority (ID9 = 0) then normal messages are send.

ID3 to ID8 allow the addressing of 64 Front-end devices (ID3: A0 =  $2^0$  ;...; ID8: A5 =  $2^5$  ),

ID2 is not used.

In one CAN segment only modules are allowed with unequal identifier and equal bit rates. The factory fixed bit rate is written on the sticker of the 96-pin connector.


Following data frame is valid for the control of the Front-end device in this lowest CAN segment.



The Front-end device must do:

- Processing of the single accesses with direct channel values.
- Processing of group information of the channels.
- Self-registration in the higher level through sending the module address.
- Building of status information.
- Send an active error message with higher priority if one of the sumstatus- and safety loop -bits in the group access "General status module" has not been set (the module must be configured as a CAN-node with an Active-CAN message function).





Appendix A: Side view

Desk open, jumper for safety-loop